Abstract-Combined input-crosspoint buffered (CICB) switches can achieve high switching performance without speedup. However, the dedicated crosspoint buffers in a CICB switch may not be efficiently used, and throughput degradation may occur. This throughput degradation is especially observable under flows with high data rates and long distances between the line cards and the buffered crossbar. This paper introduces two load-balanced CICB switches: the load-balancing CICB switch with full access ( 
I. INTRODUCTION
C OMBINED input-crosspoint buffered (CICB) switches, also known as combined input-crosspoint queued (CICQ) switches, are an alternative to input-queued (IQ) switches to provide high-performance switching for packet switches with high-speed ports. In addition, CICB packet switches use time efficiently as input and output arbitrations are performed separately. It has been shown that crosspoint buffers can provide higher performance than IQ switches with selection schemes of smaller complexity than those used in IQ switches [1] - [19] . These advantages have raised research interest on whether CICB switches with memory speedup can emulate output-queued (OQ) switches [20] - [24] . OQ switches provide optimum switching performance (such as 100% throughput and small queuing delay), however, at the expense of adopting a large speedup. Speedup is the ratio of the speed to transmit a packet in the switch over the transmission speed of the external links, and this is usually equal to for an OQ switch, where is the number of ports. This paper follows the mainstream practice of segmenting incoming variable-length packets into fixed-length packets, called cells, at the ingress side of a switch, and re-assembling the packets at the egress side, before they depart from the switch [2] , [4] - [6] , [8] , [18] , [25] - [37] . In addition, this paper considers admissible traffic, which is described as ∑ −1 =0 , ≤ 1, ∀ and ∑ −1
=0
, ≤ 1, ∀ for an × switch, where is the input port number (0≤ ≤ − 1), is the output port number (0≤ ≤ − 1), and , is the traffic load from input destined to output [28] . The high performance of CICB switches comes at the expense of having crosspoint buffers for each input-output pair at the crossbar, where cells are stored before they are forwarded to outputs. Each of the crosspoints has a dedicated buffer that only cells from input to output can use. The amount of memory in the buffered crossbar is 2 , where is the number of input and output ports, is the crosspointbuffer size in number of cells, and is the cell size in number of bytes. The value of is determined by the length of the round-trip time ( ), which is defined as the sum of the delays of 1) the input arbitration (IA), 2) the transmission of a cell from an input to the crossbar 1, 3) the output arbitration (OA), and 4) the transmission of the flow-control information used to avoid buffer overflow, back from the crossbar to the input 2 [8] . This relationship is expressed as
In a CICB switch, the required crosspoint-buffer size to avoid underflow by flows of data rate b/s (or cells/time slot), where is the port speed, is determined by:
For example, if =1 cell, =64 bytes, and =155 Mb/s, then the supported is 5.12 s or 1 time slot. The terms cell and time slot are indistinguishably used in this paper as the units of because cells have a fixed length. The crosspoint-buffer size of a CICB switch, , with dedicated crosspoint buffers [6] - [9] , is required to hold ≥ cells to avoid crosspoint-buffer underflow, which causes throughput degradation for flows with high data rates. Here, a data flow ( , ) is defined as the set of cells arriving in input and destined to output where the sequence of cells at arrival must be kept at their departure from the switch. As the line cards (input ports) can be located far from the buffered 0090-6778/11$25.00 c ⃝ 2011 IEEE crossbar, actual s can be long. A long is defined as the number of transmitted cells during a period of time larger than the number of cells a crosspoint buffer can store. If =1 time slot, a long is when > . For example, if has a length of two time slots and a crosspoint buffer has a capacity of one cell, is said to be long.
The performance degradation of a 32×32 CICB switch ( =32) with dedicated crosspoint buffers under long s was shown [12] . In that example, different and values were considered, where ≥ . The distances of the input ports and the crossbar were considered equal. The rates of different flows were modeled with the unbalanced traffic model [8] , which defines +
1−
as the fraction of the input load directed from input to output , for = , where is the unbalanced probability. The remainder of the input load (i.e., 1− ) is directed from input to output , for ∕ = (with a uniform distribution). The combination of these two conditions defines the rate of ( , ) as ( , ) = ( + 1− ). The maximum data rate of ( , ) is represented by =1 or ( , ) = , and the minimum data rate is represented by =0 or ( , ) = . The following observations are based on ( , ) and ( , ) under an input load of 1.0. The throughput of the switch approaches 100% for flows with the minimum rate
The low rate of the flows reduces the demand for buffer space under long s and that amortizes throughput degradation under long s. The throughput of the CICB switch decreases if further increases to ≥ + . In addition, if is long and constant, the throughput of the switch decreases as the flow rate increases. The throughput of the CICB switch approaches when ( , ) = ( , ) = b/s. Ironically, although ( , ) = ( , ) is the simplest switching scenario for a switch, it can compromise the performance of a CICB switch. This case can occur as the amount of memory that can be implemented on a chip is limited. Therefore, a CICB switch that supports long s with a small memory is needed. This paper proposes two buffered-crossbar switches that allow inputs to flexibly access the buffers of different crosspoints to increase buffer utilization without using memory speedup. The increased utilization of the crosspoint buffers benefits the switching performance and supports flows with high data rates when > . One of the switches allows each input to access any crosspoint buffer. This is called the load-balancing CICB switch with full access to crosspoint buffers or LB-CICB-FA. The other switch allows an input to access a set of crosspoint buffers (one per output) by using a pre-defined configuration of the load-balancing stage. This is called the load-balancing CICB switch with single access to crosspoint buffers or LB-CICB-SA. The LB-CICB-FA switch using a random selection scheme is proven to be weakly stable under admissible independent and identical distributed (i.i.d.) traffic. Simulation results of the analyzed switch model support the correctness of the analysis.
Because the LB-CICB switches are two-stage switches, they provide multiple paths between inputs and outputs. It is shown that these switches transmit cells in sequence to the outputs when the first-come first-serve (FCFS) policy is used as the output arbitration scheme. Furthermore, the switching performance of the proposed switches with the longest-queue first (LQF) and FCFS as input and output arbitration schemes, respectively, is studied under admissible i.i.d. traffic with uniform and nonuniform distributions. The simulation study also includes long s, and the results show that the flexibility to access crosspoint buffers supports times longer s than those supported by a CICB switch with the same crosspoint-buffer size. The results show that the LB-CICB-SA switch can achieve a comparable performance to that of the LB-CICB-FA switch. A design of the load-balancing stage for the LB-CICB-SA is presented, and it is shown that this stage has low complexity.
The remainder of this paper is organized as follows. Section II discusses related work. Section III introduces the proposed load-balancing CICB switches. Section IV presents the stability analysis of the LB-CICB-FA switch with random selection at the arbiters and the load-balancing stage under i.i.d. traffic. Section V proves that a load-balancing CICB switch with FCFS policy as output arbitration serves cells in sequence. Section VI presents a performance study of the proposed switches under uniform and nonuniform traffic models. Section VII presents the design and complexity analysis of the data and control paths of the load-balancing stage for the LB-CICB-SA switch. Section VIII presents concluding remarks.
II. RELATED WORKS To support long
s in a buffered-crossbar switch, the size of the crosspoint buffer must follow (2) [10] . One of the first schemes that addresses the issue of long s in CICB switches was proposed to support traffic classes, where the crosspoint-buffer size is larger than for a single class, and smaller than × cells [11] . In this switch, when a single priority traffic is considered, the crosspoint buffer size is equal to or larger than . A memory with crosspoint buffers shared by different inputs was proposed to support long s [12] . This switch can support the supported by a CICB switch with 50% of the memory amount in the buffered crossbar and without performance penalties. A CICB switch that adopts the so-called virtual crosspoint queues (VCQs) in the switch fabric that are shared by the crosspoints was proposed [15] . VCQs are equivalent to VOQs but they are placed at the buffered crossbar. This work shows that the use of VCQs may require a large amount of memory at the buffered crossbar (which is the sum of the memory of the crosspoint buffers plus that in the VCQs) to provide comparable performance to a CICB switch without VCQs. An improved version of a switch with VCQs and exhaustive service to the arbitration scheme was proposed [16] . This switch increases the throughput by 14% of that in the original version by optimizing the arbitration scheme with the same amount of the memory at the crossbar. While these studies focused on memory strategies to support long s, a different approach was centered on increasing the efficiency of the flow-control mechanism [17] . The effect of long s in a CICB switch was also observed in a buffered-crossbar switch with internal variable-length segments [18] . This work showed that high throughput can be achieved with a variable packetlength buffered-crossbar switch. The implementation of input arbiters placed at the buffered crossbar was then proposed [19] . Here, the latency of the information exchange between input and output arbiters is avoided as the arbiters are placed in the same chip. This approach makes the flow control independent of the value. For a long (or small) , this switch would require 2 bytes. In addition to the support of long s, a switch has to provide high throughput under admissible traffic. With this objective, a two-stage load-balanced Birkhoff-von Neumann (BVN) input-queued switch was proposed [29] . The first stage of this switch performs load balancing, and a second stage uses the BVN decomposition method of the traffic-load matrix to configure the switch fabric of an IQ switch. The loadbalancing stage attempts to distribute traffic evenly in the switch. This switch provides high throughput for admissible traffic under the requirements of a preceding description of the traffic pattern and large external buffers to store cells between input ports and the crossbar. Inspired by the BVN switch, one of the proposed switches uses a pre-determined connectivity and the other a fully configurable load-balancing stage to allow an input to select any crosspoint buffer. Both switches use small internal buffers. Different from the BVN switch, the switches proposed in this paper do not require knowledge of the traffic distribution in advance.
The proposed switches resolve the forwarding of cells through the configuration of a load-balancing stage, input and output arbitration in a distributed manner, rather than in a centralized manner as previously explored [32] . In addition, the proposed switches show that distributed random arbitration can provide 100% throughput not only for traffic with uniform distribution but also for traffic with nonuniform distribution. This result shows that a weightless-based arbitration selection suffices to achieve such throughput should the crosspoint buffers be efficiently utilized.
III. PROPOSED SWITCHES

A. Load-Balancing CICB Switch With Full Access (LB-CICB-FA)
An × LB-CICB-FA switch has VOQs in each input port, a fully interconnected stage (FIS) to interconnect one input to any of the 2 crosspoint buffers, and a buffered crossbar. Figure 1 shows the architecture of the LB-CICB-FA switch. The input ports are also called external inputs, each denoted as . The outputs of the FIS are called internal outputs, each denoted as where 0 ≤ ≤ − 1, and they are also called internal inputs of the buffered crossbar (each is also denoted as ). The outputs of the buffered crossbar, or output ports, are also called external outputs, each denoted as . A VOQ, denoted as ( , ), stores cells from input that are destined to output . A crosspoint in the buffered crossbar is denoted as ( , ) and the corresponding crosspoint buffer is denoted as ( , ). Here, a crosspoint is not restricted to a one-to-one association with a VOQ as in a CICB switch with dedicated CPBs because the FIS enables input to access any ( , ). The FIS can be implemented with an -to-1 multiplexer, denoted as ( , ), per CPB, and the selection of an input and CPB can be resolved through a matching process, such that up to one cell can be written into a CPB in a time slot. The remaining discussion in this paper considers CPBs with a size of one cell, = 1, and no memory speedup, unless otherwise stated. There are 2 VOQ counters (VCs) at the buffered crossbar, denoted as ( , ), one per ( , ). Each VC keeps a count of the number of cells in the corresponding VOQ. There is one output access scheduler (OAS) per EO, denoted as , and one input access scheduler (IAS) per EI, denoted as , both at the buffered crossbar. IASs and OASs perform a parallel matching to determine which ( , ) receives a cell by selecting a row for each . Parallel matching is a distributed process where each IAS sends a request to all those OASs for which it has a cell, each OAS selects a request and grants the selected IAS, and each IAS selects a grant and sends an acceptance to the selected OAS. An IAS generates requests for its associated input based on the values of the VCs and accepts a grant for the input if multiple grants are received. An OAS has a counter ( ) that counts the number of available CPBs for an output. A CPB is considered available if it has available space for one cell. The number of iterations to perform this match is equal to the minimum of either the number of requests or the value of ( ). After a matching process, ( , ) and ( ) are updated. Each output has an (output) arbiter that selects a CPB to forward a cell to the output among those occupied.
The LB-CICB-FA switch works as follows. A cell that arrives in input and is destined to output is stored in ( , ). The input sends a notification of the cell arrival to the buffered crossbar, and the corresponding ( , ) is increased by one after receiving this notification. In the next time slot, a request is sent from to . selects up to cells for crosspoints at output after considering all requests from non-zero VCs and the availability of CPBs. The OAS grants the IAS whose requests are selected. Since an input may be granted access to multiple CPBs at different outputs (i.e., an IAS may receive several grants), the IAS accepts one grant and notifies the granting OASs. The IASs and OASs use either random or LQF as selection schemes in this paper. The random selection is adopted to analyze the stability of the switch, and the LQF scheme is adopted to explore the maximum performance of the LB-CICB-FA switch under uniform and nonuniform traffic patterns using computer simulation. The IAS and OAS can use other selection schemes in addition to random and LQF. The performance of the switch would be determined by the selected scheme. LQF selection is based on the values. After a cell is matched to access a CPB, the input is notified by the IAS, and the input sends the selected cell to the CPB in the next time slot. After a cell arrives at the CPB, the corresponding is decreased by one. The output arbiter at output selects an occupied crosspoint buffer to forward a cell to the output. The selection schemes considered here are random for stability study (Section IV) and FCFS for output arbitration to keep cell in sequence (Section V). The switch uses no speedup. Figure 2 shows an example of how a 3 × 3 LB-CICB-FA switch works. For simplicity, the FIS is represented as a block between the input ports and the buffered crossbar, and it is assumed that cells are selected in the same time slot they arrive in the CPBs (in the sections about performance analysis and implementation, cells can be selected in the time slot after they arrive). The selected paths that cells follow in the FIS from an input to CPBs are represented as solid lines. Figure 3 shows the matching process performed between the IAS and OAS at each time slot according to the VOQ occupancies in (2)=3. The matching process is performed between IASs and OASs as shown in Fig. 3 0 is interconnected to 2 and 2 is interconnected to 1 . Output arbiters perform FCFS scheduling to select cells to be forwarded to the output ports. Here, Cells A and D are selected to be forwarded to Outputs 0 and 1, respectively. These selections empty (0, 0) and (2, 1). The corresponding VCs and RCs are updated, E are forwarded to (2, 0) and (1, 2), respectively, as the FIS interconnects 0 to 2 and 2 to 1 . The matching for this time slot is performed as shown in Fig. 3(c) , where Cell F is selected (see Fig. 2(c) ). Cells A and D are forwarded to the output port. Output arbiters select Cells C and E for forwarding in the next time slot. The corresponding VCs and RCs are updated, (0, 2)=0, (0)=2, (1)=3, and (2)=2. At time slot +3, as shown in Fig. 2(d) , Cell F is forwarded to (0, 2) as 0 is interconnected to 0 . Cells C and E are forwarded to Outputs 0 and 2, respectively.
B. Load-Balancing CICB Switch With Single Access (LB-CICB-SA)
Although the LB-CICB-FA switch can fully utilize the CPBs of the buffered crossbar, the hardware complexity might be high. As an approach to a simpler switch that can also flexibly utilize the CPBs for an output, the LB-CICB-SA switch is proposed. The LB-CICB-SA switch has a simple loadbalancing stage (LBS) that uses pre-determined and cyclic configurations, VOQs at the inputs, and a buffered crossbar. Figure 4 shows the LB-CICB-SA switch. As in the LB-CICB-FA, the terms used are external input ( ) for an input port, internal output ( ) for an output of LBS, where 0≤ ≤ −1, internal input ( ) for an input of the buffered crossbar, and external output ( ) for an output of the buffered crossbar. A crosspoint in the buffered crossbar that connects to , is denoted as ( , ) and the crosspoint buffer as ( , ). As in the LB-CICB-FA switch, there are virtual counters, denoted as ( , ), one for each input at the LBS in the LB-CICB-SA switch. In each , there is an input arbiter. In , there is one crosspoint-access scheduler ( ) to schedule the access to (via ) for input . Here, represents the row of CPBs at . A CAS and the input arbiter at selects a CPB and a VOQ, respectively, using LQF selection.
The LB-CICB-SA switch works as follows. At time , the configuration of the LBS interconnects to by using = ( + ) modulo . At , a cell destined to output arrives at ( , ) and sends a notification to ( , ) indicating the arrival. At the beginning of each time slot, each input arbiter sends a request to as assigned by the configuration of the LBS. selects a request from the non-empty with the longest occupancy for the available ( , ) and the inputs are notified.
The input dispatches the selected cell to the CPB in the next time slot. After that, the cell traverses the interconnecting stage and is stored at the CPB, and the corresponding is decremented by one. A cell going from to may enter the buffered crossbar through and be stored in ( , ). Cells leave after being selected by the output arbiter. As in LB-CICB-FA, the output arbiters in LB-CICB-SA also use FCFS selection to arbitrate the forwarding of cells of flow ( , ) to output .
1 Figure 5 shows an example of how a 3 × 3 LB-CICB-SA switch works. The scheduling of cells takes place one time slot before the designated data path configuration is set up. At time slot , the LBS is configured as shown in Fig. 5(a) . However, since this is the first time slot, no cell is scheduled to use this configuration. The scheduling scheme considers the LBS configuration of the next time slot where 0 is interconnected to 0 , 1 is interconnected to 1 , and 2 is interconnected to 2 , as shown in 5(b). Since all crosspoint buffers are empty, 0 selects the head-of-line (HoL) cell of the longest queue, or Cell A. At the same time,
1 selects Cell C (as there is no other cell in Input 1), and 2 selects Cell D. This selection is arbitrary as the lengths of (2, 1) and (2, 2) are both equal to one cell. At time slot + 1, as shown in Fig. 5(b) , the selected cells, A, C, and D are forwarded to (0, 0), (1, 0), and (2, 1), respectively. In this time slot, 0 selects Cell E and 1 (arbitrarily) selects Cell F to be forwarded in the next time slot. Output arbiters at Outputs 0 and 1 select Cell A and Cell D to be forwarded to Outputs 0 and 1, respectively.
At time slot + 2, as shown in Fig. 5(c) , Cells E and F are forwarded to (0, 2) and (1, 2), respectively. In this time slot, 2 selects Cell B to be forwarded in the next time slot. Cells A and D are forwarded to the output ports as scheduled. Output arbiters at Outputs 0 and 2 select Cells C and E to be forwarded to Outputs 0 and 2, respectively, in the next time slot.
At time slot +3, as shown in Fig. 5(d) , Cell B is forwarded to (0, 2). Cells C and E are forwarded to Outputs 0 and 2, respectively. Output arbiter at Output 2 selects Cell F to be forwarded in the next time slot.
IV. STABILITY ANALYSIS
The flexibility to access any crosspoint buffer by the LB-CICB-FA switch is considered to study the maximum achiev- able performance of this switch using a modest policy as arbitration schemes. This section presents a stability analysis of the LB-CICB-FA. The following conditions are considered in the analysis:
• The incoming traffic at the inputs is i.i.d.
• The arrivals at each input port and crosspoint buffer are Poisson processes.
• The selection of a non-empty VOQ at an input and the selection of a non-empty CPB per output are performed using a random selection.
where an input forwards a cell of the selected is randomly selected. This is shown in Fig. 6(a) .
The performance of the LB-CICB-FA switch can be stated in the following theorem: [33] . Weak stability implies rate stability where queue sizes are allowed to grow indefinitely with sub-linear rate.
The selection of a VOQ, a CPB, and the configuration of the LBS follow a random selection policy. This policy is selected because of its analyzable properties, despite its expected modest performance. Other selection schemes at the input and outputs can also be used to achieve higher performance than that achieved by random selection (see Section VI). In this section, the following notations are used in the analysis:
• -input load of the switch, 0 ≤ ≤ 1.
• , -average arrival rate of flow ( , ).
• , -average arrival rate at ( , ).
• , -average service rate for ( , ).
• -state probability that there are cells in the queue.
• , -transition probability from state to state , in other words, the transition probability from the state where there are cells in the queue to the state that there are cells in the queue.
• -number of cells in a VOQ.
• -CPB size. A VOQ is modeled as an / /1 queue as the arrivals are Poisson processes and the service times received is exponentially distributed. Because arrivals are i.i.d., the s of all inputs for output can be represented as a superposed Markov process with aggregated arrival rate
This aggregated queue is represented as . can access all CPBs for output times at each time slot. Therefore, it can be modeled as an / / queue, as Fig. 6(b) shows. Here, = , where is the service rate of the aggregated / / queue. The steady state probability of cells in is represented as , which is calculated using the following equations [34] :
From (4) and (5),
The service rate of the / / queue is determined by the availability of the CPBs for output .
The state probabilities that there are cells in a VOQ can be written as 
Each crosspoint buffer ( , ) is modeled as an / /1/ queue. Because one of the motivations is to use small crosspoint buffers, the LB-CICB-FA switch is set with =1. The average arrival rate at each CPB after the LBS is:
The probability that ( , ) is available is calculated using the / /1 queuing model. The superscript in the following terms is used to represent the variables in regards to the CPBs. The following probabilities are then defined:
-transition probability from state to state .
-state probability that there are cells in the CPB. Here,
Because the output scheduler chooses a CPB with probability 1 ,
From { The arrival to each CPB after the LBS is , = −1
, as stated before. Then, (14) is 0 = 1 2 . The service rate of the aggregated queue can be approximated by the state probability when the CPB is available or there is no cell in the CPB, = 0 .
Under admissible i.i.d. traffic,
As → ∞, lim
The VOQ length converges to , where < ∞, lim →∞ { > } < . Therefore, the weakly stable condition of the system of queues is met. It is proven that the LB-CICB-FA switch, with random selection, is weakly stable under admissible i.i.d. traffic.
The LB-CICB-FA switch, as described in the analysis, was modeled in a C-language event-driven simulator to experimentally observe the stability of the switch in terms of throughput. The simulation results of the switches with = {16, 32, 64} show 100% throughput under i.i.d. traffic. The destinations of the simulated traffic had uniform and nonuniform distributions, including unbalanced and diagonal. These results are consistent with those of the theoretical analysis presented above. In addition, the average queuing delay and the 99.9% queuing delay, defined as [ < ] = 1 − 3, of this switch were evaluated under an input load of 0.99. The average queuing delay is 50 time slots and the 99.9% delay is 77 time slots, which indicates that the worst-case delay is finite (i.e., 100% throughput) and of similar order of magnitude to that of the average queuing delay.
V. IN-SEQUENCE CELL SERVICE
This section considers ≥ 1 for generality in the following analysis. An additional advantage of using a buffered crossbar is that the cells are stored in one chip (i.e., crosspoint buffers), and this permits time synchronization of cells in the crossbar. It is then possible to place a stamp of the arriving time slot to indicate the order in which cells arrive (this is similar to using a timestamp, however, without the complexity of keeping synchronization with an external clock) in the buffered crossbar. For the sake of clarity in the following discussion, the arrival time slot number is called the timestamp. Because the timestamps of all buffered cells use the same clock, a simple output arbitration scheme to keep cells in sequence can be used. This is discussed by the following theorem.
Theorem 2: Cells of a flow are served to their destined outputs in the order they come into the buffered crossbar by a FCFS output arbiter.
Proof: The following labels are appended to a cell for identification. Some labels may be used for actual implementation.
is the time at which cell arrives in the buffered crossbar. ( , , , ) is the identification of cell that includes the input, crosspoint buffer, output indexes, and the arrival time of . The arrival time is used as the sequence serving order. It is assigned to a cell at the time the cell arrives at the buffered crossbar.
With these conditions, the following facts are listed:
• Fact 1. One and only one cell arrives at each input each time slot. is assigned timestamp and cell 2 is assigned timestamp , where < .
Because cells of a flow are allowed to traverse the buffered crossbar through multiple s toward their destined outputs, these cells may go through different queue lengths (i.e., different queuing delays). As cells may encounter different queue lengths, the following lemma states that the relative order of cells in a CPB from different inputs follow their arrival order. That is, cells that arrived first are placed closer to the HoL position in a CPB than the subsequent cells, independent of their originating inputs. This lemma is similar to Lemma 1, with, however, two cells that belong to different flows but concur at the same CPB. The lemma shows that the relative order in which cells arrive in the buffered crossbar is kept at the CPB, independent of the originating input. Proof: Because of Facts 2 and 4, either 1 or 2 arrives first to ( , ). As ( , ) adopts the FCFS policy, a cell that comes first into the queue is placed closer to the HoL position than any other subsequent cell. Therefore, 2 can be placed ahead of 1 only when 2 arrives in the buffered crossbar before 1. Since, > the initial condition contradicts this assumption.
Because Lemmas 1 and 2 indicate that the relative order of the cells in one CPB is always ascending, analysis of the serving order of two different CPBs is all that remains.
Lemma 3:
< by a FCFS arbiter, independent of their positions in any queues for output .
Proof: Let us assume that ( , ), which 1 is assigned to, has backlogged cells at time as an initial condition, and ( ′ , ), which 2 is assigned to, is empty at as an initial condition, such that 2 is placed at the HoL position at arrival. Figure 7 shows the position of cells 1 and 2, where (a) shows a backlog of cells for 1 and (b) shows the empty queue for 2. In this situation, 2 is given the apparent advantage to depart before 1. Because < , − = , such that − = ℎ , where ℎ is the timestamp of the HoL cell at ( , ) at time slot , which is the time when 2 arrives in ( ′ , ), 1 is in position − from the HoL. Therefore, the timestamps of the HoL cells at time are ℎ and . Because of the order of the cells, it is clear that = ( − ) + , and since ℎ = − , therefore = ℎ + , which indicates that ℎ < . The cell that arrived at ℎ is then selected by the FCFS arbiter before 2, which arrived at , ∀ ℎ . Since the arrival of 1 is earlier than , then 1 is selected before 2 for dispatching to the output port.
Since Lemmas 1, 2, and 3 are proven. Theorem 1 is also proven. 
VI. PERFORMANCE EVALUATION
The performance of LB-CICB-FA and LB-CICB-SA switches with LQF selection in the input, OASs, and CAS arbiters and FCFS selection in the output arbiters were tested using event-driven simulation, where simulators were written in C language. The evaluation is presented in terms of throughput and average cell delay (in time slots), this latter with a confidence interval of 95%. The considered traffic is uniform with Bernoulli and bursty (i.e., Markov modulated on-off traffic) arrivals and nonuniform with Bernoulli arrivals. Nonuniform traffic models include unbalanced, Power-of-Two (PO2) [35] , and diagonal.
Uniform Traffic. The CICB, LB-CICB-FA, and LB-CICB-SA switches were simulated under uniform traffic with Bernoulli and bursty arrivals to observe their performance with minimum memory, or =1, and
=1. An OQ switch was also simulated for comparison purposes under Bernoulli traffic. Bursty traffic is modeled as a modulated Markov On-Off model. Figure 8 shows the average cell delay of a CICB switch, the LB-CICB-SA, and LB-CICB-FA switches, all under uniform traffic. The CICB switch uses LQF policy as the input arbitration scheme and FCFS policy as the output arbitration scheme. The LB-CICB-FA and LB-CICB-SA switches also use LQF but for scheduling access to crosspoint buffers, so this is analogous to using LQF as input arbitration in the CICB switch. The average cell delay only considers the queuing delay. This figure shows that all three switches achieve 100% throughput and similar average cell delay to that of an OQ switch under large loads.
For low input loads, the CICB switch shows smaller average cell delay than the proposed switches. This is because in the LB-CICB-SA and LB-CICB-FA switches, cells spend an extra time slot at the VOQs as their requests are sent to the crosspoint-access scheduler and grants are received (i.e., =1) before being forwarded. This delay is small in any case. Under larger input loads, when the average cell delay is larger than one time slot, the average delays of all switches are similar. These results indicate that the scheduling process for access has no measurable effect on the switching performance. The figure also shows that the average delay of all switches under bursty traffic with average burst lengths = {10, 100} increases in proportion to the average burst length. The 99.9% queuing delays of the LB-CICB-SA and LB-CICB-FA switches were evaluated under an input load of 0.99 and Bernoulli uniform traffic. The 99.9% queuing delay of the LB-CICB-SA switch is 85 time slots and that of the LB-CICB-FA is 73 time slots under this traffic model. Nonuniform Traffic: Unbalanced. The LB-CICB switches were simulated under the unbalanced traffic model and ≤ to observe their switching performance (with small ) and the effect of long s on their throughput. Figure 9 shows the throughput performance of the CICB, LB-CICB-SA, and LB-CICB-FA switches when =1 for different s. When ≤1, all switches achieve close to 100% throughput under this traffic pattern. This result is consistent with the throughput of CICB switches using a weight-based arbitration [9] .
When is large, > , the throughput of the CICB switch degrades as increases. However, the LB-CICB-SA and LB-CICB-FA switches achieve high throughput despite the increase of and . The throughput of the proposed switches is below 99% for values of between 0.3 and 0.7. This is produced by the combination of the traffic distribution of this model under those values and the high flow rates, which are served using the FCFS policy at the outputs, and a small . However, the throughput remains high when =1, which is the case for flows with a port-speed rate. In contrast, the throughput of a CICB switch degrades to . The throughput above 99% for flows with port-speed rates shows that the LB-CICB-FA and LB-CICB-SA switches support up to =32. This is times larger than that supported by a CICB switch with =1. Figs. 10 and 11 show the throughput performance of the LB-CICB-SA and LB-CICB-FA switches, respectively, with =1 under different values. Figure 10 shows that the LB-CICB-FA switch achieves close to 100% throughput for ≤25. The throughput is the lowest when =0 (i.e., uniform distribution) or for flows with low data rates. For larger values, the throughput falls below 99%. As Fig. 11 shows, the throughput of the LB-CICB-SA switch approaches 100% as ≤30. This throughput is higher than that achieved by the LB-CICB-FA switch, because the LB-CICB-FA switch faces more contention than the LB-CICB-SA switch and that affects the throughput. However, the throughput of the LB-CICB-FA switch deteriorates at a slower rate than that of the LB-CICB-SA switch for ≥31. The contention for crosspoints by the unbalanced portion of traffic (i.e., = ) and the uniform portion of traffic (i.e., ∕ = ) plus the deterministic configuration of the load-balancing stage under long s (e.g., ≥ 31) causes throughput degradation, where the lowest point is at = 0.6, because the uniform traffic portion is significantly large when compared to the portion of unbalanced traffic. As the portion of uniform traffic decreases as increases, the throughput increases as contention for crosspoint buffers decreases. + ≤ −1. This traffic model presents a large nonuniformity degree of the traffic distribution among the output ports. Although the total input load per input or output is smaller than the port capacity in this traffic model, it is difficult for a switch to achieve high throughput. Figure 12 shows that the LB-CICB-SA and LB-CICB-FA switches deliver 100% throughput under this traffic pattern for =1 and =1. This figure shows that the maximum throughput of the CICB switch is 85%. The average delay of the CICB switch increases rapidly for input loads larger than or equal to 0.825, and cell loss occurs for input loads larger than 0.85. The performance of the CICB switch decreases at this input load as the limited number of crosspoint buffers is mostly used by the flows with the largest rates because LQF selection is used as the input arbitration. The average cell delay of the LB-CICB-SA and LB-CICB-FA switches are equivalent under high input loads (under low input loads, the difference is small), and they resemble the low average cell delay achieved under uniform traffic. is the load at input . This traffic model presents load distributions among two outputs per input. The distributions are given by the diagonal degree probability, . Figure 13 shows the switching performance of LB-CICB-FA and LB-CICB-SA switches under diagonal traffic for 0 ≤ ≤ 1.
For the small , i.e., =1, the throughput of all three switches is 100%. When =31, the throughput of CICB is close to 1 31 , and the throughput of LB-CICB-FA and LB-CICB-SA remains at 100%. When =32, the throughput of LB-CICB-FA remains close to 100%, but the throughput of LB-CICB-SA decreases to 80%. This performance degradation is related to the heavy nonuniform distribution of the traffic and the predetermined configuration of the LBS. Therefore, the LB-CICB-FA switch supports = , and the LB-CICB-SA supports < . Furthermore, when =1, flows have port-speed rates and the throughput of proposed switches is 100% for =32. This traffic model, together with the pre-determined assignment of connections between the inputs and a row of crosspoint buffers by the load-balancing stage, may secure high utilization of a crosspoint buffer, which is accessed by the two inputs sending traffic to an output. In addition, the FCFS service for that output allows to serve cells continuously from the input that contributes the most to the load for that output. This combination avoids crosspoint buffer underflow with = 31 and therefore, to achieve high throughput under these conditions. Performance of LB-CICB switches with > 1. Under uniform traffic, the average cell delays of the LB-CICB switches with = 1 is close to that of an OQ switch (as shown in Fig. 8) . Therefore, increasing provides no further improvement under uniform traffic. The LB-CICB switches were simulated with > 1 under unbalanced traffic. The throughput observed for = 2 of the LB-CICB switches approaches 100% not only for < 32 as observed with = 1 but also for ≥ 32 (more precisely, the throughput approached 100% for ≤ 63). The performance under diagonal and PO2 traffic was also tested with = 2. The throughput of the LB-CICB-SA switch under these two traffic patterns approaches 100% for = 32 as observed under unbalanced traffic.
VII. IMPLEMENTATION COMPLEXITY OF AN LBS
Although of lower complexity, the LB-CICB-SA switch achieves high performance. Therefore, it is of interest to discuss the complexity of the LBS of the LB-CICB-SA switch. The design of the LBS is divided into control and data paths. Figure 14 shows the data path of the LBS of an × LB-CICB-SA switch. The data path uses an -count ring counter and a series of multiplexers. The ring counter is used to define the periodic configurations of the interconnection between s and s. The multiplexers implement the actual interconnection between those ports. The ring-counter value is incremented at each time slot (using the Cell_clk signal 
3-input gates. A multiplexer uses about
3-input gates, where is the number of parallel bits of data transmitted. The total number of gates in this data path is
For a switch with =32 and =32, the number of 3-input gates used is about 2, 320. Figure 15 shows the design of the control path of the LBS of an × LB-CICB-SA switch. Each CAS has CPB availability flags to indicate whether the corresponding CPB is available or not. The -to-interconnection is defined by a ring counter and multiplexers in a similar design to that of the data path. However, in the control path, the requestgrant information travels in the opposite direction. The output of the ring counter also provides the select signal for the multiplexers, and it uses the count value previous to that used in the ring counter for the data path. Also, there are arbiters to select a using LQF selection based on the state of the VOQs but only for non-full ( , ). The gate count for the multiplexers, as in the data path, is and for the arbiters is = (1 + 2 + ... + 2 ),
where is the number of bits used for the queue length information. The availability flags belong to the bufferedcrossbar implementation; therefore, they are not considered in this count. The CAS design is a simple combinatorial logic of the size of a multiplexer, or = . The s are counters that have similar size to the ring counter or = . Then the gate count for the control path is This shows that the gate count for the LBS, including the LQF arbiters is small. The ring counter in the control path also runs at the same speed as the ring counter for the data path, or one count per time slot. The time complexity of round-robin and LQF selection schemes is low or O(log 2 ), and that of the LBS is O(1). Therefore, the time complexity of the LB-CICB-SA is low.
VIII. CONCLUSIONS
This paper proposed two switches that allow inputs to flexibly access the crosspoint buffers of a CICB switch. In the switch called LB-CICB-FA, an input is allowed to access any of the crosspoint buffers. In the second proposed switch, called the LB-CICB-SA switch, an input is allowed to access one set of crosspoint buffers. These two switches efficiently use the crosspoint buffers.
The flexibility that the LB-CICB-FA switch provides high buffer utilization that can provide high switching performance and support for long s with simple selection schemes at the arbiters. The LB-CICB-FA switch with a random selection scheme at the arbiters was analyzed and shown to be weakly stable under admissible i.i.d. traffic. In other words, the switch achieves 100% throughput under i.i.d. traffic with uniform and nonuniform distributions. This is an advantage as the high throughput under uniform traffic of CICB switches is extended to nonuniform traffic, without memory speedup. Simulation results were performed under uniform, unbalanced, and diagonal traffic. The results showed 100% throughput for different switch sizes.
However, the high flexibility provided by this switch may require 2 multiplexers and an N-to-N scheduler. The LB-CICB-SA switch uses a pre-determined configuration for the load-balancing stage, and the inputs are limited to access one set of CPBs, one per output. Therefore, the LB-CICB-SA switch has lower complexity than the LB-CICB-FA switch.
Because the stage that provides flexible access in the proposed switches also provides multiple paths from inputs to outputs, the transmission of cells in sequence must be provided. Therefore, it was shown that the FCFS policy used at the output ports and the use of a single clock at the buffered crossbar keep the transmission of cells in sequence.
The performance of the two proposed switches with LQF selection as input arbitration and for the configuration of crosspoint access, and FCFS as output arbitration under traffic with uniform and nonuniform traffic was investigated using computer simulation. The results show that the throughput of these two switches approaches 100% for uniform and nonuniform traffic patterns, and without using speedup.
The study also considered long s and the simulation results showed that the proposed switches support about -time-slot s. Moreover, for a given size, the loadbalancing CICB switches require a minimum =⌈ ⌉ cells while a CICB switch requires a minimum = cells. Therefore, the proposed switches require about 1 of the amount required by a CICB switch with dedicated crosspoint buffers. Because the performance of the LB-CICB-SA switch is comparable to that of the LB-CICB-FA, but with lower hardware complexity, the implementation of the LBS stage was discussed. It was then shown that the implementation complexity of the balancing stage is low.
